

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/709,869	06/02/2004	Cheng Kangguo	FIS920040065US1	3868
32074	7590 04/28/2005		EXAMINER	
INTERNATIONAL BUSINESS MACHINES CORPORATION			NHU, DAVID	
DEPT. 18G			ART UNIT	<del></del>
BLDG. 300	BLDG. 300-482			PAPER NUMBER
2070 ROUTE 52			2818	
HOPEWELL JUNCTION, NY 12533			DATE MAILED: 04/28/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

<u> </u>			/K
	Application No.	Applicant(s)	
	10/709,869	KANGGUO ET AL.	
Office Action Summary	Examiner	Art Unit	
	David Nhu	2818	
The MAILING DATE of this communication Period for Reply	on appears on the cover sheet w	ith the correspondence addres	S
A SHORTENED STATUTORY PERIOD FOR ITHE MAILING DATE OF THIS COMMUNICAT  - Extensions of time may be available under the provisions of 37 after SIX (6) MONTHS from the mailing date of this communica  - If the period for reply specified above is less than thirty (30) day  - If NO period for reply is specified above, the maximum statutory  - Failure to reply within the set or extended period for reply will, b  Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	TION.  CFR 1.136(a). In no event, however, may a rition.  s, a reply within the statutory minimum of thire period will apply and will expire SIX (6) MON y statute, cause the application to become AB	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this commu BANDONED (35 U.S.C. § 133).	unication.
Status	•		
1)⊠ Responsive to communication(s) filed or	n 02 June 2004		
	This action is non-final.	•	
3) Since this application is in condition for a		ers prosecution as to the me	arits is
closed in accordance with the practice u	•	•	
	· ·	, 100 0.0.2.0.	
Disposition of Claims			••
4)⊠ Claim(s) <u>1-20</u> is/are pending in the appli			
4a) Of the above claim(s) is/are w	ithdrawn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-20</u> is/are rejected.		*	
7) Claim(s) is/are objected to.	·		
8) Claim(s) are subject to restriction	and/or election requirement.		
Application Papers			
9) The specification is objected to by the Ex	aminer.		
10) The drawing(s) filed on is/are: a)	☐ accepted or b)☐ objected to	by the Examiner.	
Applicant may not request that any objection	to the drawing(s) be held in abeyar	nce. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the	correction is required if the drawing	(s) is objected to. See 37 CFR 1	.121(d).
11)☐ The oath or declaration is objected to by	the Examiner. Note the attache	d Office Action or form PTO-1	152.
Priority under 35 U.S.C. § 119			,
	oreign priority under 35 H.S.C. 8	S 119(a)-(d) or (f)	
<ul> <li>12) ☐ Acknowledgment is made of a claim for formal a) ☐ All b) ☐ Some * c) ☐ None of:</li> <li>1. ☐ Certified copies of the priority documents.</li> </ul>		3 119(a)-(u) or (i).	
2. Certified copies of the priority doc		Application No	
3. Copies of the certified copies of the			ae
application from the International I	•	Tooliva III tillo Hational Ota	9-
* See the attached detailed Office action for	,	received.	
·			
	X	W Da	
Attachment(s)			
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Review (PTO-9</li> </ol>	, <del></del>	Summary (PTO-413) s)/Mail Date	
<ul> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO-Paper No(s)/Mail Date <u>01</u>.</li> </ul>		nformal Patent Application (PTO-152	2)
i apoi itologiman Date <u>o i</u> .	O/ LI Other	<del></del> ·	

### **DETAIL ACTIONS**

## Claims Objection

1. Claim 1, "the sidewall" should be -the trench sidewall--

Claim 17, "**the** trench sidewall, **the** single-crystal semiconductor material" lack a clear antecedent basis.

## Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-20 are rejected under 35 U.S.C. 102 (b) as being anticipated by Kudelka et al (6,426,254 B2).

Regarding claims 1, Kudelka, (see figures 2-8, col. 4, lines 6-67, col. 5, lines 1-67, col. 6, lines 1-46), teaches a method of making a buried plate region 112 in a semiconductor substrate 102, comprising: forming a trench 110 in a semiconductor substrate 102, the trench having a trench sidewall, the trench sidewall including an upper portion, and a lower portion 125 disposed below the upper portion 116 (see figure 8); forming a liner 119 along at least the lower portion of the trench sidewall; thereafter forming a dopant source layer 107 over the liner, the dopant source layer not being disposed along the upper portion of the trench sidewall; and annealing the semiconductor substrate to drive a dopant from the dopant source

Application/Control Number: 10/709,869

Art Unit: 2818

layer into the semiconductor substrate adjacent to the upper portion of the trench sidewall (see col. 4, lines 35-52).

Regarding claim 2, Kudelka, (see figure 6), a cap layer 110 is formed in the trench to prevent the dopant from being driven into the semiconductor substrate adjacent to the upper portion. Regarding claims 3-11, Kudelka, (see figures 2-8), also teaches the liner having a thickness, wherein the liner is formed by thermal oxidation/nitridation; the cap layer consists oxide/nitride and undoped oxide; the annealing/heating at a temperature.

Regarding claim 13, Kudelka, (see figures 2-8), teaches removing the cap layer, the dopant source layer and the liner fropm the trench sidewall after the annealing, thereafter forming a collar 116 along the upper portion of the trench sidewall, andd then widening the lower portion of the trench sidewall.

Regarding claim 14, Kudelka teaches wherein the dopant source layer is formed by depositing arsenic doped glass (ASG) at a temperature (see figures 2, 5).

Regarding claim 15, Kudelka teaches forming a node dielectric along the lower portion of the trench sidewall after removing the liner and the dopant source layer; and depositing at least one of a conductive and a semiconducting material onto the node dielectric as a second plate opposing the buried plate (see figure 6).

Regarding claim 16. Kudelka teaches the liner and the dopant source layer are formed in the lower portion of the trench sidewall by forming the liner, forming the dopant source layer overthe liner, depositing a cover material over the dopant source layer, recessing the cover material to a predetermined level, and removing the liner and the dopant source layer from the upper portion of the trench sidewall (see figure 5).

Art Unit: 2818

Regarding claim 17, Kudelka, (see figures 2-8, col. 4, lines 6-67, col. 5, lines 1-67, col. 6, lines 1-46), teaches a method of making a trench 110 in a semiconductor substrate 102, and a buried plate 112 in the semiconductor substrate adjacent to a lower portion 125 of the trench sidewall, comprising: forming a pad stack 101 on a semiconductor substrate 102 and patterning the pad stack to form an opening 110; patterning a trench 110 through the opening by vertically etching the substrate selective to a material of the pad stack; forming a liner 119 on the semiconductor substrate along a sidewall of the trench; forming a dopant source layer 107 over the liner on a lower portion of the trench sidewall (see figure 6); forming a cap layer 110 covering at least an upper portion of the trench sidewall above the lower portion; and annealing to drive a dopant from the dopant source layer into the single crystal semiconductor material of the substrate adjacent to the lower portion to form a buried plate ( see figures 5, 6, col. 4, lines 35-52).

Regarding claim 17, Kudelka teaches the dopant source layer includes arsenic doped glass, the liner is formed by at least one of thermal oxidation/nitridation, and the cap layer consists of undoped oxide (see figure 2).

Regarding claim 19, Kudelka, (see figures 2-8, col. 4, lines 6-67, col. 5, lines 1-67, col. 6, lines 1-46), teaches a method of making a trench capacitor 110 in a semiconductor substrate 102, comprising: forming a pad stack 101 on a semiconductor substrate 102 and patterning the pad stack to form an opening; patterning a trench 110 through the opening by vertically etching the substrate selective to a material of the pad stack; forming a liner 119 on the semiconductor substrate along a sidewall of the trench; forming a dopant source layer 107 over the liner on a lower portion of the trench sidewall (see figure 6); removing the dopant

Art Unit: 2818

source layer from the liner along an upper portion of the trench sidewall, while allowing the dopant source layer to remain along a lower portion of the trench sidewall disposed below the upper portion;

forming a cap layer 110 covering at least an upper portion of the trench sidewall; and annealing to drive a dopant from the dopant source layer into the semiconductor material of the substrate adjacent to the lower portion to form a buried plate ( see figures 5, 6, col. 4, lines 35-52); removing the cap layer, the dopant source layer and the liner from at least the lower potion of the trench sidewall ( see figure 3); forming a node dielectric 107 along the lower portion of the trench sidewall; and forming a node electrode 125 on a side of the node dielectric opposite the buried plate 112 (see figure 6).

Regarding claim 20, Kudelka teaches the liner is formed by at least one of thermal oxidation/nitridation, the dopant source layer includes arsenic doped glass (ASG), and the cap layer consists of an undoped oxide; widering the lower portion prior to forming the node dielectric and prior to forming the electrode (see figures 6, 7, 8).

### Conclusion

- 4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure: Kudelka'273, Mandelman'332, Michaelis'893, Schrems'704, Kleinhenz'484 are cited as of interest.
- 5 A shortened statutory period for response to this action is set to expired 3 (three) months and 0 (zero) day from the date of this letter. Failure to respond within the period for response will cause the application to become abandoned (see 710.02 (b)).

Art Unit: 2818

6. Any inquiry concerning this communication on earlier communications from the examiner should be directed to David Nhu, (571)272-1792. The examiner can normally be reached on Monday-Friday from 7:30 AM to 5:00 PM. The examiner's supervisor, David Nelms can be reached on (571)272-1787.

Page 6

The fax phone number for the organization where this application or proceeding is assigned is (703)972-9306. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956. Information regarding the status of an application may be obtained from the patent application information retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

David Nhu

April 18, 2005